



SWISS  
ED25

# System-on-Chip Meets Systems Engineering

A Simulation-Driven Approach




**Stephan van Beek**

*Consulting Application Engineer  
MBSE/SoC/FPGA*

**Christoph Kammer**

*Senior Application Engineer  
DevOps*







Mars Climate Orbiter

*Image credit: NASA/JPL-Caltech*



The biggest problem was not  
the unit mismatch itself,  
but the failure to detect and  
correct this mistake

# Challenges – complexity



technology

FPGAs

bigger and better FPGAs

SoC = FPGA + ARM

logic interfaces

algorithms

advanced algorithms

people

1 engineer

multiple engineers

multidisciplinary team

process


schematic

VHDL

Model-Based Design (MBD)

MBD + MBSE??

# How do you create your FPGA architectural block diagrams?



# Challenges ► complexity

## How do models and simulation help?




### Top-down design processes

- Functional decomposition
- No simulation needed early, but ..... later you will need simulation




### Go Beyond Textual Requirements

- Use expressiveness of requirement models and trade studies
- Use views to put stakeholder discussions in context




### Validate compliance to requirements through simulation



### Deployment

- Generate RTL code from **architecture + design models**

# Model-Based Systems Engineering + Model-Based Design



Top-down  
Bottom-up




Requirements



Architecture



Design




## Custom Profiles

**LogicalProfile**

- AXI4\_Light\_interface
- AXI4\_Stream\_Master\_interface
- AXI4\_Stream\_Slave\_interface
- External\_interface
- Function
  - DSPused
  - maxDSPallowed
  - Criticality
- FunctionGroup
- Internal\_interface

**Integrate MBD with MBSE**




# Requirements: Textual, Traceability, Interfaces, Interactions


Establish traceability between architecture & design and textual requirements

Define interface behaviors using Sequence Diagrams (SD)

Define and visualize interfaces using Internal Block Diagrams (IBD)






Enable_Current_Control	boolean
Enable_Inverter_In	boolean
Enable_Inverter_Out	boolean
Encoder	
Encoder_Index_Found	boolean
Encoder_Count	uint16
Encoder_Offset	
Encoder	





# Validate Systems by Re-Using Requirements Models



# “Systems Thinking”





# Validate System Behavior and Robustness with Fault Injection



Model Verification and Validation

- Over Current Detection 2 ✓
  - Test Error Mode phase A ✓
  - Test Error Mode phase B ✓
- Radiation Injection 1 ✓
- Test Error Normal Current incl Fault Behavior ✓






# Generate HDL code from System Architecture incl Detailed Models

Interfaces in-sync  
with detailed design

Validate architecture and  
design before deployment



Generate traceable/  
readable RTL code

Code Generation Report

Current model: FOC\_Velocity\_Encoder ▾

Generic Resource Report for FOC\_Velocity\_Encoder

**Summary**

Multipliers	12
Adders/Subtractors	79
Registers	20385
Total 1-Bit Registers	236071
RAMs	0
Multiplexers	227
I/O Bits	265
Static Shift operators	0
Dynamic Shift operators	0

**Detailed Report**

Content Summary


- 1 Warnings, 7 Messages
- Clock Summary
- Code Interface Report
- Traceability Report
- Optimization - General
- Delay Balancing
- Hierarchy Flattening
- Code Reuse
- Optimization - Area
- Streaming and Sharing
- Optimization - Timing
- Clock Rate Pipelining
- Adaptive Pipelining
- Distributed Pipelining
- Optimization - I/O
- Frame to Sample
- Timing and Area Report
- High-level Resource Report
- Critical Path Estimation





# The Road Ahead: SysML v2 and the Future of FPGA/SoC Development



# Automation and Interoperability




# DevOps Automation to Ensure Consistent Build Processes



From Desktop ..... to ..... DevOps Automation

# Automate Locally or in CI with Buildtool

- MATLAB has a growing list of capabilities that necessitate build tasks, resulting in more ad hoc scripts



- The [MATLAB Build Tool](#) is a build system that provides a standard programming interface to create and run tasks in a uniform and efficient way




# Continuous Integration, Delivery and Deployment (CD)

Local  
development

CI =  
Continuous  
Integration

CD =  
Continuous  
Delivery


CD =  
Continuous  
Deployment



[Continuous Integration: CI/CD Automation for Model-Based Design](#) (support package)

[CI/CD Automation for Simulink Check](#) (reference book)


# What is SysML?





SysML is used for:

- Modeling complex systems
- Visualizing system architecture
- Describing system behavior
- Verifying system requirements

# SysMLv2 and Enhanced Interoperability



# Interoperability in Action



SysMLv2 repository




# Where do I start with SysMLv1?

Use the SysML Connector to import your SysMLv1 model into MATLAB


## MathWorks Artifacts

**SysML v1  
Artifacts**



**SysML  
Connector**

**import**



MATLAB Project

Requirements, Links,  
and Allocations

Interfaces

Architecture Models

State Machines


Sequence  
Diagrams

Activity  
Diagrams

To request the SysML Connector:  
<https://www.mathworks.com/products/sysml.html>


## Concluding remarks

Architecture



+

Design






+

Simulation



The main FPGA challenge lies in architecture, often informal and overlooked. A tool is needed to generate RTL directly from the architecture + design in a single model, making it the single source of truth.

- Adam Taylor, Adiuvo -- **well known FPGA/SoC influencer and blogger**



Automation

+



Interoperability

Questions?

More information

